Abstract
Introduction
During the past few years, there have been great interests in using amorphous In-Ga-Zn-O (a-IGZO) thin-film transistor (TFT) in AM-FPDs. Because the electrons are drifting through ionic metal s-orbital, which permit a band-like conduction even in amorphous phase, a-IGZO TFTs have a higher field-effect mobility (μ eff ) than traditional covalent bond semiconductors (e.g. a-Si:H) [1] . These properties make a-IGZO TFTs one of the ideal choices for future large area (e.g. 82-inch) ultra-definition (up to 4k×4k pixels, [2, 3] ) display backplane technology.
To ensure a robust product based on a-IGZO TFTs, it is essential to evaluate their electrical stability. The long-term constant current-temperature stress (CTS) study has shown that the a-IGZO TFT has a stable electrical properties with a threshold voltage shift (ΔV th ) much smaller (0.2V) than the ΔV th for a-Si:H TFT (>1.8V) under the same AM-OLED stress conditions (3μA, 60 0 C, 20 hours) [4] . The proper passivation layer for the back channel was also found to play an important role in improving the TFT CTS reliability [5] . Recent studies further extended investigation of a-IGZO stability into the bias-temperature stress (BTS) measurements. A positive shift of TFT V th was observed under a positive (gate bias) BTS while the V th shifted to negative values for negative BTS [6] . Furthermore, a simple power law relation is able to fit the stress time trend of measured ΔV th [7] . A great reduction (~75%) in BTS induced degradation was found when additional post thermal annealing step during fabrication is performed. Although the nature of this reduction is not clear, the defect states located in bulk active layer or near the interface are suspected to be of its origin [6] .
Despite all the progress in a-IGZO TFTs so far, our knowledge of the physical origin of its electrical stability is very limited, and should be addressed more in-depth. We have conducted a detail analysis of the positive BTS induced threshold voltage shift (ΔV th ) for RF sputter a-IGZO TFTs, and modeled both stress bias voltage and temperature dependence by the well developed stretched-exponential equation [8] . In this work, we further explore the ΔV th for RF sputter a-IGZO TFT under prolonged (steady-state, D.C.) negative BTS. Since the TFTs are driven by external clock signal during operation, TFT stability under A.C. stress should be addressed as well. Therefore, we report in this paper on pulse (e.g. A.C.) BTS for RF sputter a-IGZO TFTs. The effect of pulse period and bipolar pulse stressing is also discussed.
Experimental

TFT Structure
The cross-sectional view of the a-IGZO TFT used in this study is shown in Fig. 1(a) . The detail processing steps were discussed elsewhere [9] . The TFT has an inverted-staggered bottom-gate structure. The Ti/Au/Ti stacking layers are used for gate and source/drain (S/D) electrodes. The SiO 2 gate insulator and a-IGZO active layer is about 200nm and 30nm thick, respectively. Both layers are deposited by RF magnetron sputtering. After the island formation and S/D electrodes definition, an additional sputter SiO 2 capping layer is added which serves as a protection layer for the TFT back channel. Finally, a thermal annealing step (200 0 C, 1 hour in air) is applied. The die photo of the final RF sputter a-IGZO TFT is shown in Fig. 1(b) . 
Electrical Measurement
A series of D.C. and A.C. BTS experiments were conducted by using a semiconductor parametric analyzer (Agilent 4156C), pulse generator (Agilent 8114A), switch matrix (HP E5250A) and a light tight probe station ( Figure 2 ). The entire setup is controlled by an in-house LabView TM driving program. During BTS (both D.C. and A.C.), a predetermined stress voltage (V G_stress ) is applied to the gate electrode and to ensure a uniform electrical field distribution along the SiO 2 / a-IGZO interface, the drain terminal of TFT is shorted to its source terminal (V DS =0V, Figure 2 ). We monitor the evolution of device degradation by interrupting the BTS at predetermined time steps and measuring the TFT saturation region (V DS =20V) transfer properties. In order to ensure a consistent comparison of extracted parameter between different BTS time steps, a fixed data range is defined for parameter extraction. In this study, threshold voltage (V th ) and field-effect mobility (μ eff ) were extracted from the linear fit of the saturation region transfer curves between (I DS ) 1/2 =0.01~0.001 A 1/2 to the standard MOSFET equation (cf. Figure 3 ):
where C ox is gate insulator capacitance per unit area, W and L are channel width and length, respectively. For reference, our RF sputter a-IGZO TFTs have following room temperature properties: μ eff =8.02 cm 2 /Vs, V th =2.2 V, sub-threshold swing (S)~0.4 V/dec, off state drain current~10 -13 A and on-to-off current ratio over 10 9 . These indicated a very good electrical performance of the a-IGZO TFT used in this study. Finally, it should be notice that all the BTS induced electrical instability can be fully recover after a thermal annealing step (2 hour, 200 0 C) [8] . Each series of BTS experiment is performed on the same TFT and to ensure consistent initial TFT properties, the thermal annealing is applied before each new BTS experiment is conducted.
3.
Results and Discussion Figure 3 shows a typical evolution of the a-IGZO TFT I DS -V GS curves under negative D.C. BTS. A uniform negative shift is observed for both ON and sub-threshold regions. To demonstrate the validity of using stretched-exponential model to describe the negative BTS results, we followed a similar methodology that has been developed for positive BTS experiments [8] . The stretchedexponential model describes the ΔV th by the following formula [10] : In the above equations, ΔV 0 is the effective voltage drop across the gate insulator; V th_initial is the initial threshold voltage; α is the exponent for ΔV 0 dependence and β is the stretch-exponential exponent. E τ is the average effective energy barrier for carrier in channel to overcome before they can enter the insulator, with τ 0 being the thermal pre-factor for emission over barrier. Series of negative D.C. BTS experiments under different V G_stress (= -12~ -20V) and stress temperature (T STR =60 0 C ~80 0 C) were performed. The α is first extracted from the log(ΔV th ) vs. log(ΔV 0 ) plot as depicted in Figure 4 . Corresponding data for positive D.C. BTS is also shown as reference [8] . The extracted α for positive BTS (=1.41) is larger than the one extracted for negative BTS (=1.3); this result suggests that the ΔV th for positive BTS is more sensitive to V G_stress . Figure 5 show the evolution of ΔV th as a function of stress time (t stress ) under different negative BTS conditions. The dash lines are the numerical fits to eq.(2). The characteristic trapping time, τ, is treated as fitting parameter and plotted as a function of 1/kT STR in Figure 6 . In Figure 5 , error was observed between experimental and calculated data for short stress time (<10 3 secs). This is because the ΔV th for these data points are very close to the measurement resolution (~0.2V) set in this study. Despite the errors, the stretched-exponential model is able to universally reproduce the trend of experimental data, regardless of magnitude of the stress voltage or stress temperature.
Negative, D.C. BTS Experiment
To determine the ΔV th dependence on stress temperature, we extract the E τ and τ 0 by applying eq.(4) to the τ vs. 1/kT STR plots ( Figure 6 ). Table I summarizes all the parameters used in the stretched-exponential model. The extracted E τ for positive BTS (0.78eV) is smaller than the value of negative BTS (2.16eV). This suggest that the electrons are experienced a lower energy barrier than holes do during the charge injection process near the a-IGZO/SiO 2 interface. It should be noticed that there is an exponential dependence of τ 0 on the y-axis intercept of the linear fit of data in Figure 6 . Therefore, the extracted τ 0 can be very sensitive to the y-axis intercept and significant error can occur in our extraction due to the limited number of data points. This can explain abnormally low τ 0 value obtained for negative BTS.
A.C. BTS Experiment
To study the change on TFT I/V properties under A.C. operation, a periodic pulse signal was applied to RF sputter a-IGZO TFT gate terminal during the A.C. BTS experiments. The inset of Figure 7 illustrates the waveform of the gate pulse signal. The pulse period (PD) is changed from 10ms to 100ms (or corresponding to 100Hz to 10Hz) during the A.C. BTS. The signal is in its "pulse state" for duration of pulse width and the duty-cycle of the signal is defined as ratio between pulse width (PW) and period (PD):
Since the duty cycle in this study is set to be 50%, the pulse widths for all A.C. BTS experiments are half of their corresponding period. All pulse signals have a base line of 0V and the V G_stress is defined as the polarity/amplitude of the pulse signal. Both positive and negative A.C. BTS are conducted. Figure 7 shows the evolution of ΔV th as a function of effective stress time, which is defined as the accumulated time when the gate signal is at its high level ( 
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gated (10~100ms), the negative A.C. BTS induced ΔV th is very small (<0.1V) without a clear dependence on pulse period. Such behavior is quite different from what we observed under positive A.C. BTS. This might suggest a very long characteristic time for hole to accumulate at the SiO 2 /a-IGZO interface under negative bias and the pulse width of the negative A.C. BTS applied in this study could be too short for hole to accumulate. Therefore, carrier injection/ trapping events are greatly reduced and results in a minimum ΔV th observed.
The effect of bi-polar pulse stressing is also studied. To better describe the waveform, the voltage of pulse high and low states are specified as V HI and V LO , respectively. Figure 8 shows one example by employing a bipolar gate stress signal with V HI /V LO = 20V/-20V. Compare to the uni-polar stress (V HI =20V), bi-polar A.C. BTS shows about 20~30% reduction of ΔV th . Such reduction is primarily due to the contribution from the negative cycle of the stress. As illustrated in Figure 8 , the ΔV th induced by bi-polar A.C. BTS (symbol: □) is approximately equal to the ΔV th obtained by simply adding up the ΔV th for corresponding uni-polar A.C. BTS values (symbol: +). In addition, due the dependence of ΔV th on pulse period, add up the ΔV th obtained from positive and negative D.C. BTS (symbol: ＊) is not able to predict the bi-polar A.C. BTS results.
Conclusion
We have investigated both D.C. and A.C. BTS stability in RF sputter a-IGZO TFT. The stretched-exponential formula is proposed for accurate D.C. BTS stability modeling. Furthermore, ΔV th dependence on stress voltage and temperature can be described. The TFT degradation under a periodic, pulse gate stress voltage is also investigated. The results show the ΔV th induced by positive A.C. BTS is pulse width (or period) dependent. On the other hand, a huge reduction in ΔV th is observed for all the negative A.C. BTS results (with pulse period = 10ms~100ms). Such behavior should be studied in more detail to predict the device life-time. Finally, ΔV th induced by bi-polar stressing is found to be approximately equal to the ΔV th obtained by simply adding up the ΔV th for corresponding uni-polar A.C. BTS values. 
